Abstract-In this letter, the design and performance analysis of a harmonic planar transponder on paper, which conjugates compactness and scalability, are presented. The tag, targeted for a fundamental frequency of 1.2 GHz, is based on a frequency doubler with a single lumped component (a low-barrier Schottky diode) and a system of nested tapered annular slot antennas. Both antennas, orthogonally placed, feature a maximum gain around 3 dBi. The frequency doubler is optimized for power levels in the order of −13 dBm, where it achieves a conversion loss of 15.7 dB. A complete prototype has been tested in a wireless indoor experiment, demonstrating a coverage of at least 4 m, insensitive to tag-toreader rotations (transmitter effective isotropic radiated power 16 dBm).
Highly Integrable Paper-Based Harmonic
Transponder for Low-Power and Long-Range IoT Applications Fig. 1 . Block diagram of the utilized harmonic system (after [8] ). System parameters: P tx transmitted power; P r x received power; d distance; G j i specific antenna gain (i = 1 fundamental, i = 2 second harmonic, j = t tag, j = r reader); and C l conversion loss (defined as the ratio of the available input power at f 0 , P av s , to the power delivered to the load at 2f 0 ). aimed at maximizing the harmonic generation of the transponder [7] , [8] .
This letter focuses on the performance analysis of a harmonic transponder manufactured on paper by using the copper adhesive tape technology (parameters of the equivalent composite substrate, including both paper and the glue layers interposed between each copper layer and paper: r = 2.55, tan δ = 0.05, h = 0.37 mm, trace conductivity: σ cu = 5.8 × 10 7 S/m), described in detail in [9] . The tag is designed with the aim of reducing its environmental impact and cost, while combining a compact layout with a scalable platform.
The architecture of the utilized harmonic system is illustrated in Fig. 1 . The reader transmits a sinusoidal signal with a frequency f 0 and has its receiver tuned to 2f 0 to gather the second harmonic power generated by the transponder. The transponder consists of an input antenna at f 0 , a frequency doubler, and an output antenna at 2f 0 . All these three elements are designed to be matched to an impedance of 50 Ω. Although this approach might be suboptimal in terms of power efficiency and area occupation with respect to the single dual-frequency antenna approach (see [2] and [7] ), it allows for an independent design and test of each element, and makes it feasible and straightforward to add circuits and sensing blocks between the antennas and the frequency doubler, thus leading to a scalable harmonic platform, as demonstrated in [4] - [6] .
Compared to [6] , this letter presents an optimized design that achieves very good range along with a detailed performance analysis. In Section II, a detailed description of the tag harmonic antenna system is reported, whereas in Section III an analysis of the frequency doubler is given. Finally, in Section IV the whole 1536-1225 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. tag in paper substrate is reported and tested. The transponder is targeted for f 0 = 1.2 GHz and 2f 0 = 2.4 GHz to demonstrate the circuit performance in the low-GHz range.
II. ANTENNA SYSTEM
The harmonic antenna system of the transponder, illustrated in Fig. 2 , consists of two tapered annular slots tuned to f 0 and 2f 0 , respectively. Unlike other previous works (see [4] , [5] , and [7] ), slot antennas are chosen in this effort for their unique properties of achieving low profile, low-quality factor (which leads to broad impedance bandwidths), and high integrability with circuit components in microstrip technology. The utilized slots, which are the result of the intersection of an ellipse and a concentric circle, are nested one inside the other. The proximitycoupled feedlines are placed in such a way that they utilize the metal surface between the two slots as a common ground plane. The feedline of each antenna terminates on a circular disc stub, with a radius tuned to match the antenna to a 50 Ω impedance. Besides being compact, the stub provides a strong capacitive coupling between the line and the slot [10] . The slot length is approximately equal to a guided wavelength at the operating frequency (resonant slot). The tapering has been introduced both to increase the antenna impedance bandwidth, so as to make the circuit more robust to possible detuning caused by the environment, and for matching purposes. Indeed, the bandwidth increases with the eccentricity of the ellipse. Thus, the final layout is the result of a tradeoff between bandwidth and area occupation. Moreover, the tapering increases both the resonant frequency and the radiation resistance of the equivalent parallel resonator representing the slot antenna; see Fig. 3 (b). As proven in [11] , bending has a limited impact on the performance of the tapered annular slot, which makes this antenna a good candidate for conformal implementations. Finally, the antennas are placed perpendicular to each other to obtain a good isolation.
The antenna design was carried out by using CST Microwave Studio Suite. All antenna measurements are conducted in an anechoic chamber. Two SMA connectors are soldered to the feedlines and connected to a vector network analyzer through coaxial cables [see Fig. 2(b) for the detail]. Fig. 3(a) reports the simulated and measured S-parameters of the two antennas. The results demonstrate that both antennas are matched at the operating frequencies and feature a −10 dB fractional bandwidth of 22% and 12%, respectively. Moreover, their mutual coupling is below −25 dB at both f 0 and 2f 0 . Discrepancies between measured S-parameters and simulations are likely due to fabrication tolerances and measurement setup.
The normalized radiation patterns of the two antennas, obtained by measuring one antenna at a time with an automated rotating platform [the other antenna was closed on a 50 Ω load, as illustrated in Fig. 2(c) ], are shown in Fig. 4 . Both antennas feature a bidirectional radiation (symmetric behavior in the missing half of the graphs) with the maximum gain points occurring in the same directions (identified by θ = 90
• , φ = 0 • , and θ = 90
• , φ = 180
• , respectively) and are linearly polarized, with the cross-polar components at least 18 dB lower than the copolar at the broadside directions. In the E-plane, the halfpower beamwidth is 81
• for the f 0 antenna and 73
• for the 2f 0 antenna. On the other hand, the radiation pattern in the H-plane is quasi-omnidirectional for both antennas. Slight discrepancies between simulations and measurements can be a result of the measurement setup. Finally, the measured antenna maximum gains, reported in Fig. 5 
III. FREQUENCY DOUBLER
The harmonic generation is provided by a frequency doubler, based on a series-connected low-barrier HSMS-2850 Schottky diode from Avago Technologies and designed according to the workflow reported in [8] .
The schematic of the new frequency doubler is illustrated in Fig. 6(a) . The input matching network consists of an impedance transformer, whereas the output matching network (OMN) is a simple LC network. The quarter-wave short-circuited stub at the input side of the diode behaves as a harmonic filter, i.e., it lets the fundamental tone reach the diode, while reflects the second harmonic through the output.
The quarter-wave open-circuited stub at the output of the diode has been removed, and the function of providing the correct load termination to both the fundamental and the second harmonic frequencies is demanded to the only OMN, dimensioned by using a load-pull analysis to provide the minimum conversion loss for an available input power P avs as low as −13 dBm. This choice reduces the isolation between the input and the output part of the circuit, making the circuit design and optimization more delicate, but it brings interesting advantages to the doubler performance. Indeed, on the one hand, the proposed LC network, which behaves as a high-pass filter, provides a load impedance at 2f 0 approximately equal to the complex conjugate of the diode impedance at the design power of −13 dBm (see Fig. 7 ), thus ensuring the maximum power transfer of the second harmonic to the load. On the other hand, it provides a load impedance with a negligible resistive component (less than 1 Ω) at f 0 . This means that the voltage drop of the input signal on the load is almost negligible and the whole signal is used to activate the diode.
Finally, the stub removal leads to a reduction of both the area occupation and the circuit losses caused by the signal propagation in the microstrip line.
In this version of the doubler, there is a single discrete component (the diode), whereas all the other circuit components are implemented as distributed elements. The lumped capacitor is replaced by an interdigital capacitor with a floating ground plane (number of digits = 5, digit length = 0.8 mm, digit width = 0.2 mm, and digit gap = 0.15 mm). The latter expedient is adopted to reduce the parasitic parallel capacitance occurring between the digit of the capacitor and the ground plane, which resulted to be comparable with the desired value of C out , thus causing a substantial power loss.
The design was performed by importing the electromagnetically simulated distributed parts of the circuit within advanced design system, interfacing them with the diode model and then simulating the whole doubler with the harmonic balance. Fig. 6 (b) and (c) report the prototype in paper substrate. The miscrostrip lines are folded to reduce the area occupation. A square slot can be noticed on the bottom side, introduced to obtain the floating ground plane for the capacitor.
The performance of the prototype is illustrated in Fig. 8 . A good agreement between the simulation and the experimental results can be noticed. For an input power of −13 dBm, the measurements show a minimum conversion loss C l of 15.7 dB and a large-signal input reflection coefficient of −17.8 dB.
IV. RANGE EXPERIMENTS
The complete harmonic transponder was manufactured, and the obtained prototype is reported in Fig. 9 . Thanks to the swift drop of the surface currents at the metal borders of the slot, the metal surface at the intersection of the two slots is used as a ground plane for the frequency doubler. Consequently, the tag area corresponds to the bare area of the f 0 antenna with a significant space saving. The fabricated prototype features a weight of barely 3 g and, being made by using flexible materials, is conformable to the hosting object.
The read range of the system, defined as the maximum tag-toreader distance "d" beyond which the tag is no longer detectable, has been experimentally evaluated in a wireless indoor measurement. The measurement setup is outlined in Fig. 1 . The reader consists of a vector network analyzer MS4623B from Anritsu, which is used both as a transmitter with a frequency f 0 and as a receiver tuned to 2f 0 , and two circularly polarized helix antennas. Circular polarization is chosen in order to relax the requirement for the tag-to-reader alignment, at the expense of 6 dB of total polarization losses. In order to suppress the self-generated second harmonic, a bandstop filter is introduced between the network analyzer and the transmitting antenna. The transmitted power is equal to 11 dBm, and the gain of the adopted helix antennas is approximately equal to 5 and 10.5 dBi, respectively. In the experiment, the tag is placed at the same distance from the two antennas of the reader and in the direction of the antenna maximum gain. To mitigate and identify the impact of environment on the obtained results, the measurement has been repeated with the tag in two different orientations.
With the utilized reader sensitivity (noise floor = −100 dBm) and adopted setup, the system presents a read range of about 4 m (see Fig. 10 ). The measurements are in good agreement with the link-budget analysis, based on the following:
where λ 0 is the free-space wavelength at f 0 , e p accounts for the polarization losses, and all the other symbols correspond to the ones reported in Fig. 1 . The analysis is made under the assumption of a free-space propagation, and for each point of distance, the C l value is determined according to Fig. 8(b) on the basis of the calculated P avs . At the limit of its read-out distance, the estimated input power at the doubler is around −30 dBm, which demonstrates a doubler sensitivity higher than that of the most sensitive UHF RFID chips [12] . Finally, from Table I it emerges that the area occupancy of the proposed harmonic platform is drastically reduced with respect to other designs relying on the same two-antenna approach. Moreover, the tag conversion gain (where tag C g = G t 1 G t 2 /C l ) compares well with the others, while being entirely fabricated on paper.
V. CONCLUSION
A harmonic transponder in paper substrate has been presented, which achieves a 4 m read range. The module weighs only 3 g and occupies 75 × 65 mm 2 taking advantage of the space offered on the back side of the antenna. Additional circuits and sensing blocks can be introduced without requiring further area occupation or tuning of the other tag components, thus demonstrating the versatility of the proposed design and its suitability for IoT applications.
